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 The power inverter technology with low harmonics content is used for many 
applications, such as in new and renewable energy sector. In the last decades, 
some researchers explored its inverter to minimize the harmonics content, 
and one of the solutions is a five-level inverter. A single-phase five-level 
inverter has a good performance in power conversion and improved 
performance. Nevertheless, the conventional five-level inverter topology 
always deals with many power semiconductor switches and a complex 
control algorithm. This paper, therefore, presents a new topology of a five-
level inverter using four active switches. The new topology can work well as 
a single phase-five-level inverter with a novel Sinusoidal Pulse Width 
Modulation (SPWM) control algorithm using level-phase shifted carrier 
strategy. The new inverter has a simple power circuit and control strategy. 
The verification of this research is a simulation and prototype 
implementation, carried out in a laboratory. The results show that the 
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In the last decades, researchers explored a single-phase inverter to achieve high performance, which 
results in the small harmonic content on the output side, simple control, low cost, and high efficiency. 
Conventional inverter designs therefore utilize an H – bridge inverter. To achieve a small harmonic content 
on the output side (voltage or current), it must operate at high frequencies, utilizing a large passive filter. One 
disadvantage of a multilevel inverter is the complex and many active switches. Two other disadvantages of a 
multilevel inverter are the fact that the small voltage stages are typically designed by isolating voltage 
sources or many bulk capacitors and the inherent difficulty of algorithm control [1-3]. Due to these 
limitations, single-phase five-level inverters are widely studied and developed. This topology of an inverter is 
the same as the H-bridge inverter with the same operational function as an energy conversion from DC to AC 
voltage. However, it has a better Total Harmonic Distortion (THD) output performance, even though they are 
less efficient due to the high number of active power semiconductor devices.  
The several types of a single phase five level inverters: neutral diode clamped [4-6], flying capacitor 
inverter/multi-cell inverter [7], and separated cascade H-bridge DC source [8]. The other type of single-phase 
five-level inverter is based on a combinational dual buck DC-DC converter – H bridge inverter [9, 10] or 
single buck DC-DC converter – H bridge inverter [11-13]. To develop a single-phase five-level inverter, 
many active switches are commonly needed. The researchers investigated a single-phase five-level topology: 
Eighty-six active switches [10, 14-17], six active switches [18, 20], six active switches and two passive 
switches [9, 10], five active switches and one passive switch [12, 13, 21], as well as five active switches and 
four passive switches [18-22]. The other topology uses four active switches [23], two passive switches, two 
inductors with mutual inductance and single supply DC source. It would be very difficult to implement the 
same inductance which has mutual inductance. The hardware setup will be more inconvenient with difficult 
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control circuits. Many types of a single-phase five-level inverters have the same functionality in voltage and 
current output waveform at the same level, but the inconvenience of control and topology could be lessened. 
The other advantages of a new single-phase five-level inverter is low switching losses on the active 
component. The value of the filter size depends on frequeny switching and magnitude of the fundamental 
voltage. In the application of an inverter such as the grid-tie connection [24-27], a low THD is a great 
demand because it reduces the interference in the distribution network [28,29]. 
In this paper therefore a new topology of single-phase five-level inverter using four active and 
passive power switches is analyzed to develop a new SPWM control strategy capable of achieving a five-
level output and producing higher switching frequency. This topology uses four active switches, so that it 
will contribute to the ease in terms of control systems, prices, shapes and sizes. A new topology of single-
phase five-level inverter and a novel control strategy was validated using simulation, and at the ending step, 
hardware execution is carried out.  
 
2. RESEARCH METHOD 
The new topology of a single-phase five-level inverter is divided into two legs. Each leg consists of 
two active and passive switches. Figure 1 shows the power circuit of a new five-level inverter topology; The 
construction of a novel sinusoidal pulse width modulation control strategy by applying mode of operation on 












Figure 1. A new single-phase five-level inverter power circuit. 
 
2.1 Operation mode  
The principle operation of a new single-phase five-level inverter power circuit has the following 
Figure 2-6:  
Operation Mode 1: Maximum positive output (+2E): when the active MOSFETs (S1 and S4) are conducted, 
the current flows from a voltage source (+2E) to the load and goes back to the voltage source. Figure 2 shows 
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( ) onoL tVEiL −= 2     (1) 
 
Operation Mode 2: Maximum positive output (+E): when the diode (D1) and active MOSFET (S4) are 
conducted, the current flows from a voltage source (E) to the load and goes back to the voltage source (E). 












Figure 3. Operation mode 2 
 
oL VvE +=  
( ) tVEiL oL −=  
( ) onoL tVEiL −=  (2) 
 
Operation Mode 3: The current flows in a freewheeling condition of the load for a positive value; the active 
MOSFETs: S4 and S3 are conducted. Figure 4 (a) shows the principle of the freewheeling condition for a 
positive value, and the voltage on load is 0E. While the combination of the active MOSFETs (S1 and S2) 
results in a freewheeling condition for a negative value, and the voltage on load is 0E. Figure 4 (b) shows the 





















Figure 4. Operation mode 3. (a). Half of a positive cycle, (b) Half of a negative cycle 
 
doL vVv −=  
tViL oL =  
 
offoL tViL =  (3) 
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Operation mode 4: Maximum negative output (-E): when the diode (D3) and active MOSFET (S3) are 
conducted, the current flows from a voltage source (E) to the load and goes back to the voltage source. Figure 












Figure 5. Operation mode 4 
 
oL VvE +=−  
( ) tEViL oL −=  
( ) onoL tEViL −=     (4) 
 
Operation mode 5: Maximum negative output (-2E); when the active MOSFETs (S2 and S3) is conducted, 
the current flows from a voltage source (2E) to the load and goes back to the voltage source. Figure 6 shows 











Figure 6. Operation mode 5 
 
oL VvE +=− )2(  
( ) tEViL oL −= 2  
( ) onoL tEViL 2−=     (5) 
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which :  M    : The index modulation. 
1m  :  (
2
1
0 1  m ).  
2m  : ( 1
2
1
2  m ). 
 










The output ripple current in single-phase five-level equation for the first level (0E) to the second level (E) 
and the second level (E) to third level (2E) are as follows: 
 












1  (8) 
Equation of the output ripple current (8) is valid at the interval time:
2
1
0 1  m  and 1
2
1
2  m . 
which: :i  output current ripple. 
 :f  switching frequency. 
 :L  inductance of inductor. 
 
 
2.2 A New SPWM Control Strategy 
The operation modes (1 - 5) are described above; the active switches (S1 – S4) and  passive power 
semiconductor switches (D1 – D4) operate at high frequency. The switching table for five-level operation 
modes are represented in Table 1. 
 
Table 1. Five-level inverter output 
Leg 1 Leg 2 
Vo S1 D1 S3 D2 S2 D3 S4 D4 
On OFF Off Off Off Off On Off 2E 
Off On Off Off Off Off On Off E 
On Off Off Off On Off Off Off 0 
Off Off On Off Off Off On Off 0 
Off Off On Off Off On Off Off -E 
Off Off On Off On Off Off Off -2E 
 
 
The generation of the SPWM gating signals for the new five-level inverter topology was carried out 
by applying the parameters in Table 1 to design for the proposed novel SPWM using two leg control 
strategies. The proposed novel SPWM control circuit for the new proposed five-level inverter is shown in 
Figure 7. A novel SPWM control for gating signals: S1, S2, S3, and S4 for developing a five-level inverter 
output waveform is illustrated in Figure 8. 
 
                ISSN: 2089-3272 














Figure 7. The proposed a novel SPWM gating sinyal control 
 

















Figure 8. The constructing of five-level inverter output 
 
 
3. RESULTS AND DISCUSSION 
The validation of the results was conducted in the laboratory through simulation and hardware tests 
of the proposed new five-level inverter design using a novel SPWM control strategy. The proposed a single-
phase five-level inverter is simulated with the use of Power Simulator software. The parameters used in the 
simulation process and laboratory test are represented in Table 2. 
 
Table 2. Parameters for simulation and laboratoty test 
Parameters Value 
Voltage source 200 Volt 
Inductance filter 2 Mh 
Load resistance 100 Ohm 
Frequency Switching 10 KHz 
Output frequency 50 Hz 
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The SPWM signals on active switches S3 and S4, which are represented in Figure 9. The SPWM 
gating signals for the next level are created on active switches S1 and S2, as shown in Figure 10. 
 
 
Figure 9. The SPWM gating signal S3 and S4. 
 
 
Figure 10. The SPWM gating signal S1 and S2. 
 
The five-level output waveform of the simulation results in a structure of the proposed single-phase 
five-level inverter are shown in Fig 11. The fist magnitude voltage levels were at +400V, the second: +200V, 
the third: 0V, the fourth: −200V, and the last: −400V. The fundamental output waveform of five-level 
inverter is represented in Figure 12. 
 
 
Figure 11. Five-level inverter output waveform. 
 
Figure 12. The current (blue) and Voltage (red) inverter output waveform. 
                ISSN: 2089-3272 
IJEEI, Vol. 8, No. 3, September 2020 :  447 – 456 
454 
Finally, the hardware implementation for the new proposed five-level inverter was conducted in the 
laboratory, and the experimental setup is shown in Figure 13.  The minimum system microcontroller of the 
proposed control strategy implements a microcontroller, Arduino Mega 2560. Four modules IGBTs 
(SKM75GB123D) are used as active and passive power switches of the new proposed single-phase five-level 
inverter. The TLP 250 is used as an electric isolator for active switch S1 – S4. The single chip isolated power 
supply (B1212S-1W) is used for driver (TLP 250) and active switches S1-S4. The experimental results of the 
gating signals SPWM for the proposed five-level inverter are constructed on active switches S3 and S4, and 
they are represented in Figure 14. The gating signals for active switches S1 and S2 are shown in Figure 15. 
With the Comparison of simulation and hardware implementation results, it is shown that simulation and 
hardware implementation have the same switching pattern.  
 
 
Figure 13. Hardware setup. 
 
 
Figure 14. The gating signal S3 and S4 
 
 
Figure 15. The gating signal S1 and S2. 
 
The final tests for the hardware implementation of the proposed five-level inverter output 
waveform on each leg are shown in Figure 16. The magnitude voltage levels were at +400V, +200V, 0, 
−200V, and −400V. The proposed five-level inverter output waveform was filtered through an inductive 
filter of 2 mH, which is shown in Figure 17: (Yellow) for the fundamental voltage output waveform and 
(Blue) for the current output hardware.  
 
Figure 16. Five-level inverter output waveform. 
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Figure 17. The current (blue) and voltage (yellow) inverter output waveform. 
 
This verification of the simulation and hardware implementation showed that a new topology of a 
single-phase five-level inverter topology with a novel SPWM is very simple by controlling four switches. 
 
4. CONCLUSION 
The new proposed single-phase five-level inverter topology has four active switches and simple 
gating signal control. The results showed that this topology is simple, and it can be a good candidate for a 
renewable energy application converter. A novel sinusoidal pulse width modulation algorithm for the new 
single-phase five-level inverter topology had simplicity control. Also, the proposed topology can run well as 
a new single-phase five-level inverter with a level-phase shifted carrier for modulation strategy. 
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